Post-Midterm2 Practice problems

Vikas Dhiman for ECE275

December 5, 2022

Problem 1 Derive a minimal state table for an FSM (Finite-state machine) that acts as a threebit parity generator. For every three bits that are observed on the input w during three consecutive clock cycles, the FSM generates the parity bit $p = 1$ if and only if the number of 1s in the three-bit sequence is odd (10 marks) $[1, \text{ Prob } 6.12]$.

Problem 2 Design a modulo-6 counter, which counts in the sequence 0, 1, 2, 3, 4, 5, 0, 1, \dots . The counter counts the clock pulses if its enable input, w, is equal to 1. Use D flip-flops in your circuit (20 marks) [1, Prob 6.23].

Problem 3 Design a three-bit counterlike circuit controlled by the input w. If $w = 1$, then the counter adds 2 to its contents, wrapping around if the count reaches 8 or 9. Thus if the present state is 8 or 9, then the next state becomes 0 or 1, respectively. If $w = 0$, then the counter subtracts 1 from its contents, acting as a normal down-counter. Use J-K flip-flops in your circuit (20 marks) [1, Prob 6.26].

State Reduction

Problem 4 Reduce the following state table to a minimum number of states:

(10 marks).

Problem 5 Digital engineer B. I. Nary has just completed the design of a sequential circuit which has the following state table:

Present State	Next State $X =$ 0		Output	
S0	S_5		0	O
S_1	$S_{\rm S}$	S_{κ}	U	0
S,	S_{2}	S_{κ}	0	0
S_3	S ₀	s,		0
S_4	S_4	S,	O	O
S_{5}	S_0		O	Ω
ς_c	$S_{\rm E}$			

His assistant, F. L. Ipflop, who has just completed this course, claims that his design can be used to replace Mr. Nary's circuit. Mr. Ipflop's design has the following state table:

- 1. Is Mr. Ipflop correct? (Prove your answer.)(10 marks)
- 2. If Mr. Nary's circuit is always started in state S_0 , is Mr. Ipflop correct? (Prove your answer by showing equivalent states, etc.) (10 marks)

State Assignment

.

- **Problem 6** 1. Reduce the following state table to a minimum number of states using implication charts (10 marks).
	- 2. Use the guideline method to determine a suitable state assignment for the reduced table (10 marks).
	- 3. Realize the table using D flip-flops (10 marks).
	- 4. Realize the table using J-K flip-flops (10 marks).

Design using Multiplexer

Problem 7 Figure 1 shows the notation for a BCD to 7-segment display and Table 1 shows the corresponding truth table. The inputs corresponding to the missing rows in the truth table should be considered as don't care.

- 1. implement segment "a" using an 8:1 mux and no other logic gate, (10 marks)
- 2. implement segment "a" using a $\angle 4:1$ mux and one other gate, (10 marks)
- 3. implement segment "f" with $4:1$ mux and no other logic gate. Assume inputs are available in both uncomplemented and complemented form. (Hint: There are $(^4C_2 = 6)$ possible pairs of control inputs: (w_3, w_2) , (w_2, w_1) , (w_1, w_0) , (w_0, w_3) , (w_0, w_2) , (w_1, w_3) . There are 6 don't care conditions. With two control inputs of the multiplexer and one input, you can represent an expression with up to 4-SOP-terms of size three-literals or less. You might the arrive at the answer sooner, if you try to write the minimal SOP expression first and find the two inputs that occur most often in all the terms. Those two inputs are most likely to be the chosen pair of control inputs.) (10 marks)

Problem 8 Consider the function $f = \bar{w}_2\bar{w}_3 + w_1w_2$. Derive a circuit for f that uses only one 2-to-1 multiplexer and no other gates (assuming inputs are available in both uncomplemented and complemented form). $\left[1, \text{Prob } 4.4\right]$ (10 marks)

Design using Decoder

Problem 9 Show how the function $f(w_1, w_2, w_3) = \sum m(0, 2, 3, 4, 5, 7)$ can be implemented using a 3-to-8 binary decoder and an OR gate. [1, Prob 4.1] (10 marks)

Figure 1: Seven segment display and BCD-to-7-segment display converter. When $a = 1$ the corresponding segment of the display lights up. To display the number 8, you will turn on all the seven segments, while to display 1, you will turn on $b = 1, c = 1$ and turn of $f = 0$ the rest. The full truth-table for the seven-segment display is shown in Table 1.

Row	w_3	w_2	w_1	w_0	\mathbf{a}	b	$\mathbf c$	$\mathbf d$	e	f	g
	Ω	0	0	0							0
			0	1	0			0	0	0	
2	0			0	1						
3	0	0							0		
4			0	θ	0			0	0		
5			0	1	1	0		1	0		
6	0			Ω		0					
				1				0	Ω	Ω	0
8		0	0	Ω							
9		0	0						0		

Table 1: Truth table for BCD to seven-segment display as shown in Figure 1. The missing combinations of inputs should be considered as dont care.

References

[1] S. Brown and Z. Vranesic. Fundamentals of Digital Logic with Verilog Design: Third Edition. McGraw-Hill Higher Education, 2013.