
## Analog details behind the digital abstraction

### Vikas Dhiman for ECE275

October 17, 2022

Some of the material is out of the textbook. Additional resources include Appendix B of Brown and Vranesic book, "Fundamentals of digital logic."

#### 1 Objectives




Definition 4 (Output high  $(V_{OH})$  and Output low  $(V_{OL})$  of gate).

Voltage that the gate will output

Definition 5 (Positive logic and Negative logic).

**Definition 6** (Noise margins  $(NM_L \text{ and } NM_H)$  of a channel).




If  $V_{DD}=5V$ ,  $V_{IL}=1.35V$ ,  $V_{IH}=3.15V$ ,  $V_{OL}=0.33V$  and  $V_{OH}=3.84V$  for both the "inverters", then what are the low and high noise margins? Can the circuit tolerate 1V of noise at the channel?


$$NM_{H} = V_{0H} - V_{EH} = 3.84 - 3.15 = 0.69V$$
  
 $NM_{L} = V_{1L} - V_{0L} = 1.35 - 0.33 = 1.02V$ 

#### Semiconductors and Doping 3


Not in syllabus but good to know




6.





## 4 MOSFET: Metal Oxide Field Effect Transistors



### DC Transfer characteristic 5









(b)  $V_x = 5 \text{ V}$ 


 $V_{DD}$ 







(a)











A Variable of SV is SV is

Example 3. Draw a NOT gate using pMOS transistors.


pass 1's well (output between  $V_t$  and  $V_{DD}$ ).



Example 9. Draw a two input AND gate using CMOS.



### 5.1 Gates with floating output



**Definition 8** (Transmission gate). Draw a schematic of transmission gate and truth table for transmission gate. What is its commonly used symbol?



**Definition 12** (Open-collector). Draw a open-collector output NAND gate. Can you connect this gate to a shared bus?

# 6 Verilog truth tables

Table 11-11—Bitwise binary AND operator Table 11-12—Bitwise binary OR operator


| & | 0 | 1 | x | z |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | х | х |
| х | 0 | x | x | x |
| z | 0 | x | x | x |

| 1 | 0 | 1 | х | z |
|---|---|---|---|---|
| 0 | 0 | 1 | х | х |
| 1 | 1 | 1 | 1 | 1 |
| x | х | 1 | х | х |
| z | х | 1 | х | x |

## 7 Timing diagrams and propagation delays

Example 12 (Timing diagram). Draw a timing diagram for an ideal NAND gate.


# 7.1 Delays



**Definition 13** (Propagation delay  $(t_{pd})$ ).


**Definition 14** (Contamination delay  $(t_{cd})$ ).

## 7.2 Paths



**Example 13.** Find the propagation delay of the circuit above given that propagation delay of each gate is 100ps add contamination delay of 60ps.

# 8 Glitches or Hazards



**Definition 15** (Glitch or Hazard).

**Example 14.** Design a circuit that fixes the glitch in the above circuit (also known as glitch-free or hazard-free circuit).