combinational Logic

20

Sequential logic design

Vikas Dhiman for ECE275

October 26, 2022

1 **Objectives**

- 1. Building blocks of sequential circuits
- 2. Analyze a sequential circuit and derive a state-table and a state-graph
- 3. Derive a state graph or state table from a word description of the problem

Understanding the structure of an FPGA Next TUN .9 Why do we need sequential $\mathbf{2}$

Example 1. Think about this problem: Design an occupancy counter that depends on a sensor S at the class door. The sensor is triggered every time a person passes through the door. The counter can be reset to zero with a reset button. Assume we only need up to two bit counter C_1C_0 . Draw a truth table for this circuit. Do you have requisite knowledge for designing this circuit? Can this circuit be designed without a memory element


Memory S D O 0 the Istern ſ 0 0 D 1 \mathcal{D} O 6773 How to create memory element from circuits Two types of memory

me-norn

1. Volatile memory. For example, RAM, CPU registers.


Slowest 2. Non-volatile memory. For example, SSD, Flash drives. (Not covered in this course)

olute (a) Memories that require periodic refreshing. For example, DRAM: Dynamica Random Access memory (Not covered in this course)





Example 3. Analyze the timing diagram of the following circuit.

¹Image source: allaboutcircuits.com/technical-articles/introduction-to-dram-dynamic-random-access-memory/




Definition 3 (Characteristic or state table). Draw the characteristic or state table of the above circuit.







C b SR Latch ニ (avoid Calitchis Sey n Mironous at docked runons syn



4.2 Gated SR latch [2, Sec 5.2]

Definition 5 (Gated SR latch). The following circuit is called the Gated SR latch.






-> Flip flop Toronsporent latch D (Data) latch [1, Sec 3.2.2] 4.3**Definition 6** (D latch). The following circuit is called the D latch. CLK R R $\vdash Q$ Ω ā - Q SS D Q ClK SR 1. Draw its characteristic table. 2. Draw the D latch symbol Hola Re set sct D l 0 lK X

4.4 D flip-flop [1, Sec 3.2.2]

Definition 7 (D flip-flop). The following circuit is called the D flip-flop.



- 1. Draw its timing diagram
- 2. Draw its characteristic table.
- 3. Draw the D flip-flop symbol

latchers vs flip flops Remark 1. What is the difference between a latch and a flip glop? vel edge tonggiered tonggered tonggered Example 4. Add a RESET signal to the D flip-flop that resets the state of

Example 5. The toggle (T) flip-flop has one input, CLK, and one output, Q. On each rising edge of CLK, Q toggles to the complement of its previous value. Draw a schematic for a T flip-flop using a D flip-flop and an inverter.

D-flip flop Def 9 CLKS С 5 Kn Ð 5) M 0 1 5 DE 0 5 Ð $Q^+ = Q(t + t_p d)$. Q = Q(t)CLK $Q^T = Q$ k = CLK ĊĹK_ſ CLK T N1 Q, Q L2 Q slave \bigcirc -Q₅ -Q₅ L1 \overline{Q} \uparrow \mathcal{T} master ৵ clock period * Synchronous table State concut 0/7-1 ۲ ۲ flop

T-flip flop Toggle How con we construct from D-f-Rip flop? T-flip Flob 6 combination oceká 091 l Triangler deno ĊS edge triggered \mathcal{O}

Problem 2. A JK flip-flop receives a clock and two inputs, J and K. On the rising edge of the clock, it updates the output, Q. If J and K are both 0, Q retains its old value. If only J is 1, Q becomes 1. If only K is 1, Q becomes 0. If both J and K are 1, Q becomes the opposite of its present state.

1. Construct a JK flip-flop using a D flip-flop and some combinational logic.


2. Construct a D flip-flop using a JK flip-flop and some combinational logic.

3. Construct a T flip-flop (see Exercise 3.9) using a JK flip-flop.

5 Finite State Machines [1, Sec 3.4]

Example 6. Design an occupancy counter that depends on a sensor S at the class door. The sensor is triggered every time a person passes through the door. Assume that the counter starts at zero. Assume we only need up to two bit counter C_1C_0 . Draw a state table for this circuit.

Problem 3. A divide-by-N counter has one output and no inputs. The output Y is HIGH for one clock cycle out of every N. In other words, the output divides the frequency of the clock by N. The waveform for a divide-by-3 counter is shown here:



Sketch circuit designs for such a counter

 $\mathbf{2}$

Problem 4. Design a 3-bit counter which counts in the sequence: 001, 011, 010, 110, 111, 100, (repeat) 001, ...


Example 7. Design an odd-even compter for an single bit input. The output of this circuit should be 1 if the number of 1s to the input have been odd so far and 0 otherwise.

Example 8 (Sequence detectors). A sequential circuit has one input and one output. The output becomes 1 and remain 1 thereafter when at least two 0's and at least two 1's have occurred as inputs regardless of the order of

Example 9. Consider the problem of inventing a controller for a traffic light at a busy intersection on campus. There are two traffic sensors, T_A and T_B , on Academic Ave. and Bravado Blvd., respectively. Each sensor indicates TRUE if students are present and FALSE if the street is empty. There are two traffic lights, L_A and L_B , to control traffic. Each light receives digital inputs specifying whether it should be green, yellow, or red. When the system is reset, the lights are green on Academic Ave. and red on Bravado Blvd. As long as traffic is present on Academic Ave., the lights do not change. When there is no longer traffic on Academic Ave., the light on Academic Ave. becomes yellow for 5 seconds before it turns red and Bravado Blvd.'s light turns green. Similarly, the Bravado Blvd. light remains green as long as traffic is present on the boulevard, then turns

²These notes will not fit on your note sheet.

yellow and eventually red.



- 1. Draw a state transition diagram
- 2. Draw a state table
- 3. Assign binary encodings to each of the states
- 4. Redraw the state table with binary encodings. Design a minimal SOP boolean expression.
- 5. Assign binary encodings to each of the output and redraw the output table. Design a minimal SOP boolean expression for the outputs.

Problem 5. Design a circuit for a 2x2 pixel resolution pong game, where the ball can only occupy 4 possible pixels and a single paddle occupies another 2 pixels. The ball bounces of the paddle when the paddle is in the correct row. To keep it interesting, the ball takes a different path from the source path. Track the score with a single bit counter.


References

- [1] Sarah L Harris and David Harris. *Digital design and computer architecture*. Morgan Kaufmann, 2022.
- [2] Brown Stephen and Vranesic Zvonko. Fundamentals of digital Logic with Verilog design. McGraw Hill, 2022.

Example 6: occupancy counter D-flip flop _____ D Qf +ve edgetnisgered ______ Cekal-Charateriste table of P folgfolof? 4 \mathcal{O} _____ d \bigcirc charateriste table $\frac{1}{0}$

State Nexis State transition Schson table D counter stry some ٥ 000 Ю 0 Ч Troumen \mathcal{O} diagram $z^{z\mathcal{D}}$ transultion \leq Reset 5=0 5=1 C1 (5 00 0 Į 0 5=1 what ctates will you Identi ()ure yo u transitioning b/6 \mathcal{D} ω -0 the ろ

How to design a curait from state transition table? Synchronous sequentic crowt template 2-bit state mput ali Þ (21 Register State input to the want inpu = bus



Stat CxI CMSDN C Ćī **7**2 <u>ر</u> 0 ٥ c) 0000 ٢ 1 P - 1 υ \mathcal{O} 0 ۱ 101 4 Ο D 1010 01 1 0 ι Ι 3 9 = C ニ \bigcirc \bigcirc \mathcal{O} ()1 \mathcal{O} Ο \mathcal{E} D l / \cap Γ γ 5 1 J ູ່ 2 0 $\widehat{}$ \bigcirc 7 5 \bigcap 4 Ć

- flip flop (Data) Clk \bigcirc Γ J > (l L ١ ١ ۱ <u>//</u>} 1 .

Odd-even counter Ex 7 Seal :+ 000 \times naul Reset ~ , , ~. _______ Increment the comber! od ver odd it even need state/memor D Docs 2) How many bits of memory?=1

Stati chassian Reset X=D $S_0 = 0$ inputs S,= 1 mput σ=χ 50/5=0 Sz=2mput C X =So= even X => # mput bJt 2 S1 = 000 -> 2 but Ħ 4 Himput S 3 buts う 0 = 50 7 Input 3 d)