

# Sequential logic design

Vikas Dhiman for ECE275

November 21, 2022

## 1 Objectives

1. Analyse and design both Mealy and Moore sequential circuits with multiple inputs and multiple outputs
2. Convert between Mealy and Moore designs

## 2 Mealy vs Moore Finite State Machines

**Definition 1** (Finite State Machines (FSM)). [1, Sec 3.4]

FSM is another name for sequential circuits.

FSM is defined in opposition to Infinite State Machines (Turing Machines).

**Definition 2** (Mealy FSM). [1, Sec 3.4.3]


Mealy FSM have outputs that depend up on both inputs and the state of the circuit or the FSM.

**Definition 3** (Moore FSM). [1, Sec 3.4.3]

Moore FSM have outputs that depend only upon the states of the FSM.

*seq detector*  
**Example 1.** A sequential circuit has one input ( $X$ ) and one output ( $Z$ ). The circuit examines groups of four consecutive inputs and produces an output  $Z=1$  if the input sequence 0010 or 0001 occurs. The sequences can overlap. Draw both Mealy and Moore timing diagrams. Find the Mealy and Moore state graph.

0010  
0001



0010 } Z=1  
0001 }

otherwise Z=0

X 0 0 0 1 0 0 1 1 0 0 1 0 ← Arbitrary example

Mealy output

Z 0 0 0 1 0 0 0 0 0 0 0 1

(states)

Moore output

Z 0 0 0 0 1 1 0 0 0 0 0 1

X 0 0 0 1 0 0 1 1 0 0 1 0

Mealy Z

0 0 0 1 1 0 0 0 0 0 1 0 1 1

Moore Z

0 0 0 0 1 1 0 0 0 0 1 0 0 1 1

Mealy FSM

Output depends on both state + input

Moore FSM



Output depends on state only

**Practice Problem 1.** *A sequential circuit has one input ( $X$ ) and one output ( $Z$ ). The circuit examines groups of four consecutive inputs and produces an output  $Z=1$  if the input sequence 0101 or 1001 occurs. The circuit resets after every four inputs. Draw both Mealy and Moore timing diagrams. Find the Mealy and Moore state graph.*

Inputs


## References

- [1] Sarah L Harris and David Harris. *Digital design and computer architecture*. Morgan Kaufmann, 2022.




X	0	0	0	1	0	0	1	1	0	0	1	0	← Arb. n example
Mealy output Z	0	0	0	1	0	0	0	0	0	0	0	1	
Moore output Z (states)	0	0	0	0	1	1	0	0	0	0	0	1	

Mealy state diagrams



- $S_0 = \overline{0010}$   
 $\underline{0001}$
- $S_1 = 0$
- $S_2 = 1$
- $S_3 = 00$
- $S_4 = 01$
- $S_5 = 10$
- $S_6 = 11$



5 - states # FF = 3

- $S_0 = 0001$
- $S_1 = 0$
- $S_2 = 1$
- $S_3 = 00$
- $S_4 = 000$
- $S_5 = 001$

① word problem



② FSM (Mealy/Moore)



③ State transition table



④ State assignment  $S_0 = 000$




⑤ Using  $\begin{pmatrix} D\text{-ff} \\ T\text{-ff} \\ JK\text{-ff} \end{pmatrix}$ , design a circuit


5.a Use an excitation table

5.b Truth table that maps from inputs + state to the ff inputs

5.c  $T\bar{T}$  input + state  $\rightarrow$  output  
state  $\rightarrow$  output

① Draw a Moore FSM for detecting  $\begin{bmatrix} 0010 \\ 0001 \end{bmatrix}$  on with overlap





State representation  $\rightarrow$  Not state assignment  $\rightarrow$

$S_0$	-
$S_1$	0
$S_2$	00
$S_3$	000
$S_4$	001
$S_5$	0001
$S_6$	0010

$S_6$  00100

0010  
0001



# State assignment



# states = 7

$2^2 < 7 \leq 2^3$

# ff = 3

## Random assignment

	$Q_2$	$Q_1$	$Q_0$
$S_0$	0	0	0
$S_1$	0	0	1
$S_2$	0	1	0
$S_3$	0	1	1
$S_4$	1	0	0
$S_5$	1	0	1
$S_6$	Reset	1	0






D-ff

Q	Q*	D
0	0	0
1	1	1

Input X	Present State			D-input			Output Z
	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	1	1	1	0	0
0	1	0	0	1	1	0	1
0	1	0	1	0	1	0	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0
1	0	1	0	1	0	1	0
1	0	1	1	0	0	0	0
1	1	0	0	0	0	0	1
1	1	0	1	0	0	0	1
1	1	1	0	0	0	0	1
1	1	1	1	0	0	0	1




$$D_2 = ?$$

$$D_1 = ?$$

$$D_0 = ?$$

$$Z = ?$$



Design circuit using JKff