Solution to the State transition table (with assignments) Next state ... Output × Present state X=0 . . . X=1. QZQIQOT QZQIQO Q2 Q,Q0 0.0.1.0.0.0 0.0.0 000 1.0 0.0.1 D. 1.00 (9 0. 01 0 1.0. 0......... 0.0.0 0.0 0.0.0 0. . 1. d d d d d id J-K ff excitation takk JK charactoriste table Q2Q2 J2K2 OO O O d I d J K 00-00----0 0 $\begin{pmatrix} 1 \\ 1 \end{pmatrix} \begin{pmatrix} 0 \\ 1 \\ 1 \end{pmatrix} \begin{pmatrix} d \\ d \\ 0 \end{pmatrix}$ One way is draw Truth takle for each J2K2 J, K, end Joko A shortient is to draw K-map for Q2, Q1, B and the convert than to 52 kz, J, K, Jo Ko tout taktos k-mgs.

Qi QiQi RON Ø 001 0000 0 11 3 0 .Qo Qi replace replace Q220 with and flip Q2 Ki= d with Kz 0 9 QuiRi Q2Q1 Qox Q.X. 0 0 d a d 0 0 to Q. Q 2. $K_{2} = X + Q$ 2. X

Q;Qi 0 Ó 0 0 0 d 0 0 0 Qi replace Q1=0 with K1=d Q 1 Pleb nest 0 JK excelation Qi neflace Q1 with J;=d. 5, Q.Q. Qż K, QiQ, 0 X 0 Qox O. 0 0 10 .0 0 d d. Ó Qo d Qo ò 0 = Q0.X+Q2.X Q. K,=X

Qo Jara Qox 0 0 0 0 6 0 X 0 d 0 i 0 . 0 Q. replace Qo = 0 with Ko=d vieplace Qo=1 with Jo=d and flip rest. Ko. Q2Q. Jo, Q2Qi Qi QX d 0 d Ó 0 d. 0 0 0 d. · d a Id. ld. d .d. 0. Qo da · 1.]. fd fd 1.2 Q, $J_0 = \overline{Q_2} \cdot \overline{X}$ to = Q Z Q2Q1 Q. Qz Q1+ Qz Qo 0 0 Z:=: Q. ([0]00 ·d)

Next state brock S= Q+X -K==Q+X -Reg Output 5 Cek Jr Qr Kr Qr Qu -Z=QzQi , cek J. Q. 51=Q.X+Q.X Q K1 = X ek. Ù Jo= Q: X Qo 30 Ko 5 The = Q, Q2 Q0 Q

60

```
module segdetector top(
 1
     input clock,
 2
 3
     input reset,
     input X,
 4
 5
     output reg Z
 6
     );
 7
 8
     reg [2:0] state;
 9
     reg [2:0] next_state;
10
11
     // Define states as constants
12
     parameter [2:0]
     S0 = 3'b000,
13
     S1 = 3'b001,
14
15
     S2 = 3'b010,
16
     S3 = 3'b011,
17
     S4 = 3'b100,
18
     S5 = 3'b101,
     S6 = 3'b110;
19
20
21
22
     // Register Block
                                                                 Register
D- H
     always_ff @(posedge clock or posedge reset) begin
23
2.4
         if (reset)
25
            state <= S0;</pre>
26
         else
27
            state <= next_state;</pre>
28
     end
29
     // Next state block
30
31
     always_comb begin
         // case statement is like if else but the condition is on a single variable
32
33
         case (state)
34
            S0:
               next_state <= X ? S0 : S1;</pre>
35
36
            S1: -
37
               next_state <= X ? S0 : S2;</pre>
38
            S2:
39
               next_state <= X ? S4 : S3;</pre>
40
            S3:
               next_state <= X ? S5 : S3;</pre>
41
42
            S4:
43
               next_state <= X ? S0 : S6;</pre>
            S5:
44
45
               next_state <= X ? S0 : S6;</pre>
46
            S6:
47
               next_state <= X ? S0 : S2;</pre>
48
         endcase
49
     end
50
51
     // Output block (Moore)
52
     always_comb begin
53
        case (state)
54
            S5: Z = 1'b1;
            S6: Z = 1'b1;
55
            default: Z= 1'b0;
56
57
         endcase
58
     end
59
     endmodule
```

System Verilog FAQs

Vikas Dhiman

November 30, 2022

Question 1. Can you give us a template for all modules?

There is no general template, but the following template will work for all **Synchronous Sequential** modules that do not call any other module.

```
// module keyword starts a module definition.
1
    module module_named_foo(
2
        // Every module should have a single bit clock and single bit reset signal
з
        input wire [0:0] clock,
4
        input wire [0:0] reset,
5
        // All inputs to the module are declared as wires
6
        input wire [bits1:0] input_1,
7
        input wire [bits2:0] input_2,
8
9
        . . .
        // All outputs from the module are declared as regs
10
        output reg [bits3:0] output_1,
11
        output reg [bits4:0] output_2
12
    );
13
    // Every synchronous module will need some states
14
    // States are always declared as registers
15
    reg [bit5:0] state_1;
16
17
    reg [bit6:0] state_2;
18
     . . .
19
    // We have the choice of writing procedural code or structural code. Here we
20
    // use procedural block. I will separate the procedural code into a
21
    // register block and two combinational logic blocks
22
23
    24
    // First block: Register block
25
    26
    // Create some intermediate states
27
    // These intermediate states could have been wires if we were using assign
28
    // statement to create the combinational block. assign statement is easy to
29
    // write only for very simple circuits like slowclock. For the rest, we use
30
    // procedural code and reg for intermediate variables.
31
    reg [bit5:0] next_state_1;
32
    reg [bit6:0] next_state_2;
33
34
    . . .
    // Always block that triggers only on the posedge of clock and posedge of
35
    // reset signal.
36
    // always_ff is same as always, but it ensures that a flip-flop circuit is
37
    // synthesized.
38
    always_ff @(posedge clock or posedge reset) begin
39
      if (reset) begin
40
        // This is the initialization block. You can assign initial values to your
41
        // state here
42
        state_1 <= 0;
43
```

```
state_2 <= 0;
44
45
        . . .
        // Using the non-blocking assign ''<='' in register block is recommended
46
      end else begin
47
        // At the rising edge next state is copied to current state
48
        state_1 <= next_state_1;</pre>
49
        state_2 <= next_state_2;</pre>
50
51
      end
52
    end
53
54
    55
    // Second block: converts from current state and input to next state
56
    57
    // 1. Most of the logic of your state machine goes here
58
    // 2. Note that combinational logic always block does not trigger on posedge
59
          clock instead it triggers on any change in input.
    11
60
    // 3. You can also use always_comb instead of always @(*) which will ensure that
61
    11
          a combinational logic is synthesized.
62
    // 4. Only next_state must be on the left hand side.
63
    always @(*) begin
64
       if (/*some conditions on states and inputs */) begin
65
          next_state_1 = //some expression of states and inputs;
66
          next_state_2 = //some expression of states and inputs;
67
68
          . . .
          // Using the blocking assign ''='' in combinational block is recommended
69
       end else if (/*more conditions on states and inputs */) begin
70
         next_state_1 = // some expression of states and inputs;
71
         next_state_2 = // some expression of states and inputs;
72
         . . .
73
       end else begin
74
         next_state_1 = // some expression of state and inputs;
75
         next_state_2 = // some expression of state and inputs;
76
77
         . . .
       end
78
    end
79
80
    81
    // Third block: converts from current state and input to output (Mealy)
82
    83
    always @(*) begin
84
        if (/* condition on states and inputs */) begin
85
           output_1 = // some expression of states and inputs
86
           output_2 = // some expression of states and inputs
87
88
           . . .
        end else if (/* condition on states and inputs */) begin
89
          output_1 = // some expression of states and inputs
90
          output_2 = // some expression of states and inputs
91
^{92}
          . . .
        end else begin
93
          output_1 = // some expression of states and inputs
94
          output_2 = // some expression of states and inputs
95
          . . .
96
        end
97
    end
98
    endmodule
99
```

Question 2. Can I combine the register block and the two combinational block into a single always block?

Yes, you can. Not recommended, but it works. Most students are doing everything in a single always block. It does not mean that you should. Remember, you want to generate a circuit from this HDL code. It is helpful for your understanding to write HDL code that corresponds to circuit blocks. You should periodically check the RTL diagram in the Netlist viewer.

```
// module keyword starts a module definition.
1
     module module_named_foo(
2
          // Every module should have a single bit clock and single bit reset signal
3
          input wire [0:0] clock,
4
          input wire [0:0] reset,
\mathbf{5}
          // All inputs to the module are declared as wires
6
          input wire [bits1:0] input_1,
7
          input wire [bits2:0] input_2,
8
9
          // All outputs from the module are declared as regs
10
          output reg [bits3:0] output_1,
11
          output reg [bits4:0] output_2,
12
     );
13
     // Every synchronous module will need some states
14
     // States are always declared as registers
15
     reg [bit5:0] state_1;
16
     reg [bit6:0] state_2;
17
18
     . . .
19
     // Always block that triggers only on the posedge of clock and posedge of
20
     // reset signal.
^{21}
     // ``always_ff'' is same as ``always'', but it ensures that a flip-flop circuit is
22
     // synthesized.
23
     always_ff @(posedge clock or posedge reset) begin
^{24}
       if (reset) begin
25
          // This is the initialization block. You can assign initial values to your
26
27
          // state here
          state_1 <= 0;
28
          state_2 <= 0;</pre>
29
30
          // Using the non-blocking assign ''<='' in register block is recommended
31
       end else if (/*some condition on states and inputs */)begin
32
          // At the rising edge next state is copied to current state
33
          state_1 <= /* some expression of states and inputs */;</pre>
34
          state_2 <= /* some expression of states and inputs */;</pre>
35
36
          . . .
          output_1 <= /* some expression of states and inputs */;</pre>
37
          output_2 <= /* some expression of states and inputs */;</pre>
38
39
          . . .
       end
40
     end
41
```

Question 3. How to connect multiple modules in the top level module?

Please refer to Lab 7 for details of instantiating modules. There is confusion about whether reg can connect to wires or not. reg CAN connect to wires and vice versa.

```
assign reset = BUTTON[1];
8
9
         // You can use wire to take the connect the output of one module to another.
10
         wire CLOCK_10;
11
         slowclock instance1_of_slowclock(CLOCK_50,
12
         reset,
13
         CLOCK_10);
14
15
         // Here wire CLOCK_10 connects the output of slowclock to the input of
16
         // foo
17
         module_named_foo instance1_of_foo( CLOCK_10,
18
19
                                                reset,
20
                                                 . . .
                                                 ...);
^{21}
22
     endmodule
23
```

Question 4. When to use register reg vs wire wire?

Please refer back to Lab 6, when we learned about Verilog Procedural Operators. This is a quote from Lab 6 manual: "Another important aspect of the procedural always blocks is you would use registers on the left hand side of equations inside an always block. You would not use wires on the left hand side." In general, the following rules can help:

- 1. Inputs of a module inside the module are wire. They are declared such even when the keyward wire is ommitted.
- 2. Outputs of a module inside the module are reg. They are declared such even when reg is ommitted.
- 3. Different modules are typically connected through a wire.
- 4. Only use assign with a wire on the left hand side. You CANNOT assign a wire more than one time.
- 5. When a symbol is on the left hand side of a equation inside the always block, it must be a reg.
- 6. reg are more general than wire. When in doubt use a reg.

Question 5. When to use continuous assign assign vs non-blocking assign "<="?

The textbook has a very nice explanation of this usage in Section 4.5.4. I have reproduced the summary block here. In general, Chapter 4 is a useful read if you are still struggling with System Verilog programming.

Question 6. What's the deal with initial block?

You should only use initial block for simulation. It is a non-synthesizable block, so it will not be converted into a circuit. Instead, use a reset signal and an if (reset) block to initialize your states.

SystemVerilog

and

- 1. Use always_ff@(posedge clk) and nonblocking assignments to model synchronous sequential logic. always_ff@(posedge clk) begin n1 <= d; // nonblocking q <= n1; // nonblocking</p>
- 2. Use continuous assignments to model simple combinational logic.

assign y = s ? d1 : d0;

 Use always_comb and blocking assignments to model more complicated combinational logic where the always statement is helpful.

```
always_comb
begin
    p=a ^ b: // blocking
    g=a & b: // blocking
    s=p ^ cin;
    cout=g | (p & cin);
end
```

 Do not make assignments to the same signal in more than one always statement or continuous assignment statement.

Sequential logic design

Vikas Dhiman for ECE275

November 30, 2022

 ς_{I}

S

54

QiQ10

1 Objectives

- 1. Perform a state assignment using the guideline method
- 2. Reduce the number of states in a state table using row reduction and implication tables
- 3. Partition a system into multiple state machines

2 Full procedure for designing sequential logic circuit $\leq_{\mathfrak{d}} = 000$

- 1. Convert the word problem to a state transition diagram. Let the states be $S_0, S_1, S_2, \ldots, S_n$.
- 2. Draw state transition table with named states. For example,

Present State	$ \begin{array}{c} \begin{array}{c} \text{Next State} \\ \hline X = 0 \end{array} X = 1 \end{array} X = 0 X = 1 \end{array} $				
\sim	(X =	$0 \mathbf{X} = 1$)X=0	X=1	
$\left(S_{0}\right)$	$\widetilde{S_1}$	S_2	0	0	_
$\underbrace{S_1}$	S_2	S_0	0	0	
:	÷	÷	:	÷	

- 3. State reduction step: Reduce the number of required states to a minimum. Eliminate unnecessary or duplicate states.
- 4. State assignment step: Assign each state a binary representation. For example,

State name	State assignments $(Q_2Q_1Q_0)$
(S_0)	000
\widetilde{S}_1	001
•	•
•	•

5. Draw State assigned transition table. For example,

Inputs (X_1X_0)		outs (X_1X_0)	Present State (Q_1Q_0)	Next State $(Q_1^+Q_0^+)$	Outputs (Z_1Z_0)		
	0	0	00	01	0 0		
•	0	0	01	10	0 0		
	:1	:	:	:	: :		

(a) Use excitation tables to find truth tables for the combinational circuits. For example, the excitation table for J-K ff is

' Designi


-)

Q	Q^+	J	Κ
0	0	0	d
0	1	1	d
1	0	d d	1
1	1	d	0

3 State assignment by guideline method [1, Section 8.2.5]


3.1 State Maps

Example 1. Draw a state map for a sequential assignment of the states




3.2 Guideline method


Guideline method states that the following states should be adjacent in the state map according the following priorities:



Example 2. A state transition table is given. Find optimal state assignment by using the guideline method.



Example 3. Draw a Mealy FSM for detecting binary string 0110 or 1010. The machine returns to the reset state after each and every 4-bit sequence. Draw the state transition diagram on your own as practice problem. The state transition diagram is given here. Find optimal state assignment by using the guideline method.



Two states S_i and S_j are equivalent if for each input their next state and outputs are the same.

[In All The New	Next	State	Output	
	Input Sequence	Present State	X=0	X=1	(X=0)	X=1
	Reset	S ₀	S_1	<i>S</i> ₂	0	0
	0	<i>S</i> ₁	<i>S</i> ₃	<i>S</i> ₄	0	0
	1	S ₂	S ₅	S_6	0	0
	00	S_3	S ₀	S ₀	0	0
•	01	S_4	So	S ₀	1	0
	10	$S_5 \rightarrow S_3$	So	So	0	0
	11	$S_6 \rightarrow S_1$	S ₀	S_0	1	0

PS

NS Output =0 X=1 X=0

$$S_{0} = S_{1} = S_{1$$

Sy S, So I D SIZZ SZAS, Row oreduction ends when there no more nows to be reduced. are

4.1 Implication chart Summary

The algorithms for state reduction using the implication chart method consists of the following steps

- 1. Construct the implication chart, consisting of one square for each possible combination of states taken two at a time.
- 2. For each square labeled by states S_i and S_j , if the outputs of the states differ, mark the square with an X; the states are not equivalent. Otherwise, they may be equivalent. Within the square write implied pairs of equivalent next states for all input combinations.
- 3. Systematically advance through the squares of the implication chart. If the square labeled by states S_i, S_j contains an implied pair S_m, S_n and square S_m, S_n is marked with an X, then mark S_i, S_j with an X. Since S_m, S_n are not equivalent, neither are S_i, S_j .
- 4. Continue executing Step 3 until no new squares are marked with an X.
- 5. For each remaining unmarked square S_i, S_j , we can conclude that S_i, S_j are equivalent.

References

[1] Randy Katz and Gaetano Barriello. Contemporary Logic Design. Prentice Hall, 2004.

Ask for reference PDF if you need it.

∿00) 5. $S_0 = S_2$

State reduction mplication c 64 S6 ١ I So=S $\widehat{\zeta_1}$ 15, = 53 52= 54 53= 50 Ĵ SOE SO SOE SO 50250 isz $S_1 \equiv S_2$ $S_4 \equiv S_6$, S_5 1 53 Mean Next State Output Input Sequence Present State X=1X=0X=1X=0S2 -Reset VS0 S 0 0 0 S₁ Sz S1. 0 0 1 VS2 VS5 S₆ 0 0 S_0 00 ζS_4 So 0 0 Ő 01 S_0 S_0 1 $S_5 \rightarrow S_3$ 10 S_0 So 0 0 S6-354 11 S₀ So 1 0 1 S.