Sequential logic design: More terminology


Vikas Dhiman for ECE275

December 7, 2022

Definition 1 (Fan-in). The fan-in of a logic gate is number of inputs to a logic gate. [2, Section B.8.9/





Remark 1 (Fan-in). The fan-in of a gate is limited by the propagation delay t_p . Higher the fan-in, higher the t_p . The output voltage thresholds like V_{OL} and V_{OH} also limit fan-in. Higher the fan-in, higher is V_{OL} (and lower is the V_{OH}).




twowt

can be connected to output of a gate. [2, Section B.8.9]






AND-OR PLA



Definition 4 (Programmable Array Logic (PAL)). Structure of a PAL:



An example of a PAL. Figure B.28

[2, Section B.6.2]

Example 2. What is the difference between PLA and PAL?

Definition 5 (Random Access Memory (RAM)). Structure of a RAM is as follows: lines (a) word 2 =1024 Adda Address Data 1024-word × 32-bit Array 10 depth 00 Data (b) Figure 5.39 4 × 3 memory Figure 5.40 32 Kb array: depth = array: (a) symbol, (b) function $2^{10} = 1024$ words, width = 32 bits An SRAM cell. Figure B.64 RAM Data inputs $\begin{cases} d_{n-1} & d_{n-2} \end{cases}$ Sel_0 . . . 0/1 P/0

Figure B.66 A $2^m \times n$ SRAM block.

 $\textbf{Definition 6} \ (\text{Read Only Memory (ROM)}). \ \textit{Structure of a ROM is as follows:}$

Data outputs $\begin{cases} q_{n-1} & q_{n-2} \end{cases}$





Figure B.72 A $2^m \times n$ read-only memory (ROM) block.

clock edge.


 $e_5 \sim f_f$ 1 Timing parameters for sequential circuit [1, Section 3.5]



Definition 9 (Clock-to-Q contamination delay t_{ccq} of a latch/flip-flop). Time taken to influence (contaminate) the Q output after the clock edge.

Definition 10 (Clock-to-Q propagation delay t_{ccq} of a latch/flip-flop). Time taken for Q output to stabilize after the clock edge.

2 FPGA [2, Section B.6.5]



References

- [1] Sarah L Harris and David Harris. Digital design and computer architecture. Morgan Kaufmann, 2022.
- [2] Brown Stephen and Vranesic Zvonko. Fundamentals of digital Logic with Verilog design. McGraw Hill, 2022.